-
-
UART.rar
用FPGA实现了RS232异步串行通信,所用语言是VHDL,另外本人还有Verilog的欢迎交流学习,根据RS232 异步串行通信来的帧格式,在FPGA发送模块中采用的每一帧格式为:1位开始位+8位数据位+1位奇校验位+1位停止位,波特率为2400。由设置的波特率可以算出分频系数,具体算法为分频系数X=CLK/(BOUND*2)。
-
-
-
HandelC.rar
Handel-C语言的学习文档。Handel-C语言由C/C++演化而来,可以自动实现C到VHDL、C到Verilog、C到EDIF等转换。在DK环境中,DK+Handel-C工具能直接把基于C语言的设计转变为优化的HDL(可以实现:C到VHDL、C到Verilog、C到EDIF等的自动生成),
进而通过FPGA实现,从而保证了各种复杂的高难算法在工程应用的实时性。
-
-
UART_DESIGN.rar
... (HDLs) is becoming
increasingly common for designing and verifying FPGA designs.
Behavior level description not only increases design ... design verification. The most dominant
HDLs today are Verilog and VHDL. This application note illustrates the
use of ...
-
-
-
Source_minimig_DE1_DE2_12e_new.zip
Verilog, VHDL, c and asm source codes of the Minimig system, a fpga implementation of the Amiga computer. Version minimig-de1/de2 used on the de1 and de2 fpga boards.
-
snapshot_ver1.26.zip
Verilog, VHDL, c and asm source codes of the Minimig system, a fpga implementation of the Amiga computer. Version c-one used on the c-one fpga board.
-